
a[7:0]
b[7:0]
clk
opcode[1:0]
en
rst
next_result1_i
I0[7:0]
I1[7:0]
O[15:0]
RTL_MULT
next_result0_i__0
I0[15:0]
I1[15:0]
O[15:0]
RTL_SUB
next_result0_i
I0[15:0]
I1[15:0]
O[15:0]
RTL_ADD
next_result_i
S=2'b00 I0[15:0]
S=2'b01 I1[15:0]
S=2'b10 I2[15:0]
S=2'b11 I3[15:0]
S[1:0]
O[15:0]
RTL_MUX
result_reg[15:0]
RST
C
CE
D
Q
RTL_REG_SYNC
result[15:0]
next_result0_i__1
I2
I0[15:0]
V=B"100" I1[2:0]
>>>
O[15:0]
RTL_ARSHIFT
next_result0_i__2
I0[15:0]
I1[15:0]
O[15:0]
RTL_ADD